Tutorial

• Generate your first FPGA design from Python
• Configure environment
  • Simulation
  • FPGA Synthesis
• Add modules to HDL library
  • HDL Library Structure
  • Add processing module
  • Add communication module
  • User clock from communication module
  • User reset from communication module